



100V N-Ch Power MOSFET
Feature

- ◇ Optimized for high speed switching, Logic Level
- ◇ Enhanced Body diode dv/dt capability
- ◇ Enhanced Avalanche Ruggedness
- ◇ 100% UIS Tested, 100% Rg Tested
- ◇ Lead Free, Halogen Free


V_{DS}	100	V
$R_{DS(on),typ}$	$V_{GS}=10V$	15.5 mΩ
$R_{DS(on),typ}$	$V_{GS}=4.5V$	20 mΩ
I_D (Silicon Limited)	42	A

Application

- ◇ Synchronous Rectification in SMPS
- ◇ Hard Switching and High Speed Circuit
- ◇ Power Tools
- ◇ UPS
- ◇ Motor Control

DFN5*6


Part Number	Package	Marking
HGN200N10SL	DFN5x6	GN200N10SL


Absolute Maximum Ratings at $T_j=25^\circ C$ (unless otherwise specified)

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	I_D	$T_C=25^\circ C$	42	A
		$T_C=100^\circ C$	26	
Drain to Source Voltage	V_{DS}	-	100	V
Gate to Source Voltage	V_{GS}	-	± 20	V
Pulsed Drain Current	I_{DM}	-	200	A
Avalanche Energy, Single Pulse	E_{AS}	$L=0.4mH, T_C=25^\circ C$	45	mJ
Power Dissipation	P_D	$T_C=25^\circ C$	63	W
Operating and Storage Temperature	T_J, T_{stg}	-	-55 to 150	°C

Absolute Maximum Ratings

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Case	R_{0JC}	2	°C/W
Thermal Resistance Junction-Ambient	R_{0JA}	50	°C/W

Electrical Characteristics at $T_j=25^\circ\text{C}$ (unless otherwise specified)
Static Characteristics

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	100	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_D=250\mu\text{A}$	1.0	2.0	2.4	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=100\text{V}, T_j=25^\circ\text{C}$	-	-	1	μA
		$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=100\text{V}, T_j=100^\circ\text{C}$	-	-	100	
Gate to Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_D=20\text{A}$	-	15.5	20	m Ω
		$V_{\text{GS}}=4.5\text{V}, I_D=10\text{A}$	-	20	26	m Ω
Transconductance	g_{fs}	$V_{\text{DS}}=5\text{V}, I_D=20\text{A}$	-	33	-	S
Gate Resistance	R_G	$V_{\text{GS}}=0\text{V}, V_{\text{DS}} \text{ Open}, f=1\text{MHz}$	-	1.5	-	Ω

Dynamic Characteristics

Input Capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$	-	1350	-	pF
Output Capacitance	C_{oss}		-	104	-	
Reverse Transfer Capacitance	C_{rss}		-	7	-	
Total Gate Charge (10V)	$Q_g (10\text{V})$	$V_{\text{DD}}=50\text{V}, I_D=10\text{A}, V_{\text{GS}}=10\text{V}$	-	19.9	-	nC
Total Gate Charge (4.5V)	$Q_g (4.5\text{V})$		-	8.5	-	
Gate to Source Charge	Q_{gs}		-	4.8	-	
Gate to Drain (Miller) Charge	Q_{gd}		-	3.0	-	
Turn on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=50\text{V}, I_D=10\text{A}, V_{\text{GS}}=10\text{V}, R_G=10\Omega,$	-	8	-	ns
Rise time	t_r		-	3	-	
Turn off Delay Time	$t_{\text{d}(\text{off})}$		-	18	-	
Fall Time	t_f		-	3	-	

Reverse Diode Characteristics

Diode Forward Voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_F=10\text{A}$	-	0.9	1.2	V
Reverse Recovery Time	t_{rr}	$V_R=50\text{V}, I_F=10\text{A}, dI_F/dt=500\text{A}/\mu\text{s}$	-	23	-	ns
Reverse Recovery Charge	Q_{rr}		-	98	-	nC
















Fig 1. Typical Output Characteristics

Figure 2. On-Resistance vs. Gate-Source Voltage

Figure 3. On-Resistance vs. Drain Current and Gate Voltage

Figure 4. Normalized On-Resistance vs. Junction Temperature

Figure 5. Typical Transfer Characteristics

Figure 6. Typical Source-Drain Diode Forward Voltage


Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage

Figure 8. Typical Capacitance vs. Drain-to-Source Voltage

Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature

Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case




Package Outline
DFN5x6_P, 8 Leads

Top View
[顶视图]

Bottom View
[背视图]

Side View
[侧视图]

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.100	0.035	0.043
A3	0.254 REF		0.010REF	
D	4.680	5.120	0.184	0.202
E	5.900	6.126	0.232	0.241
D1	3.610	4.110	0.142	0.162
E1	3.380	3.780	0.133	0.149
D2	4.800	5.000	0.189	0.197
E2	5.674	5.826	0.223	0.229
k	1.100	1.390	0.043	0.055
b	0.330	0.510	0.013	0.020
e	1.270TYP		1.270TYP	
L	0.510	0.711	0.020	0.028
L1	0.424	0.576	0.017	0.023
H	0.410	0.726	0.016	0.029
θ	0°	12°	0°	12°